A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip
نویسندگان
چکیده
The efficiency of collaboration among processors is a critical design metric for multiprocessor systemson-chip (MPSoCs). It is the communication architecture that determines the collaboration efficiency on the hardware side. Optical NoCs, which are based on optical interconnects and optical routers, offer a new approach to empowering ultra-high bandwidth with low power consumption. In this paper, we provide a detailed study on the floorplans of optical NoCs in two popular two-dimensional topologies: mesh and torus. The study covers important design metrics for mesh and torus-based optical NoCs, such as the number of waveguide crossings in the floorplan and the number of paths and hops. We summarize the results into equations, taking all the dimensional cases into consideration. Based on this study, as well as the properties of the XY routing algorithm, we propose several approaches to optimize the power efficiency of optical NoCs by minimizing the number of waveguide crossings in the floorplan. We show the optimization procedures for torus-based optical NoCs in all possible cases. Comparison results show that the floorplan optimization reduces waveguide crossings significantly within the entire network as well as in longest paths. As is suggested in this paper, the number of waveguide crossings represents power loss in the optical NoC. By minimizing the number of waveguide crossings in the optimized floorplans, the energy efficiency of the optical NoC is improved than the original designs. 2012 Published by Elsevier B.V.
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملOptical Switching and Networking
Optical Network on Chip (ONoC) architecture is emerging as a promising candidate in multiprocessor systems-on-chip (MPSoC) because of ultrahigh communication bandwidth, low latency and power consumption. The topology and layout of ONoC has a great impact on the network performance. Waveguide crossing in the topology would influence power consumption and crosstalk noise, which could influence th...
متن کاملA Review of Optical Routers in Photonic Networks-on-Chip: A Literature Survey
Due to the increasing growth of processing cores in complex computational systems, all the connection converted bottleneck for all systems. With the protection of progressing and constructing complex photonic connection on chip, optical data transmission is the best choice for replacing with electrical interconnection for the reason of gathering connection with a high bandwidth and insertion lo...
متن کاملSphere-based topology for networks-on-chip
This paper proposes sphere-based topology for networks-on-chips. The sphere-based topology is a new structure for network-on-chips that forms in sphere shape. The proposed topology is introduced and compared with existing ones in regard of factors such as power and latency. We have compared the performances of sphere-based topology with two other common topologies namely mesh and torus. Based o...
متن کاملPPNOCS: Performance and Power Network on Chip Simulator based on SystemC
As technology moves towards multi-core system-on-chips (SoCs), networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. Network-on-Chip architectures have a wide variety of parameters that can be adapted to the designer’s requirements. This paper proposes a performance and power network on chip simulator (PPNOCS) based on SystemC to explore the impact of variou...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Microprocessors and Microsystems - Embedded Hardware Design
دوره 37 شماره
صفحات -
تاریخ انتشار 2013